

(19)

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 998 068 A1

(12)

EUROPEAN PATENT APPLICATION

published in accordance with Art. 158(3) EPC

(43) Date of publication:

03.05.2000 Bulletin 2000/18

(51) Int. Cl.⁷: H04J 11/00

(21) Application number: 99907836.3

(86) International application number:
PCT/JP99/00734

(22) Date of filing: 19.02.1999

(87) International publication number:
WO 99/43114 (26.08.1999 Gazette 1999/34)(84) Designated Contracting States:
DE FR GB NL• OKADA, Takahiro,
Sony Corporation
Tokyo 141-0001 (JP)

(30) Priority: 20.02.1998 JP 3830998

(74) Representative:
DeVille, Jonathan Mark et al
21 New Fetter Lane
London EC4A 1DA (GB)(71) Applicant: Sony Corporation
Tokyo 141-0001 (JP)

(72) Inventors:


- IKEDA, Yasunari,
Sony Corporation
Tokyo 141-0001 (JP)

(54) METHOD AND APPARATUS FOR SIGNAL RECEPTION, AND MEDIUM

(57) An intermediate frequency signal of an OFDM signal received by a tuner (2) is multiplied by a carrier wave by a multiplier (3) and a multiplier (4) to thereby generate an OFDM signal in a base band. The OFDM signal in the base band is FFT processed by an FFT circuit (5) and a resultant signal is outputted to a dividing circuit (10) and a pilot signal extracting circuit (8) in an equalizing circuit (13). A pilot signal extracted by the pilot signal extracting circuit (8) is supplied to an interpolating filter (9) and subjected to an interpolating process. An amplitude component and a phase component in the pilot signal are supplied to the dividing circuit (10).

The dividing circuit (10) divides the signal input from the FFT circuit (5) by the amplitude and phase supplied from the interpolating filter (9) and a resultant signal is output to a demapping circuit (11). An FFT window circuit (6) detects the length of the guard interval from outputs of the multipliers (3) and (4) and outputs the detection signal to a control circuit (21). The control circuit (21) controls the band width of the interpolating filter (9) in accordance with the length of the input guard interval, thereby suppressing deterioration in the equalizing characteristics by noises.

Fig. 1



EP 0 998 068 A1

Description**TECHNICAL FIELD**

[0001] The present invention relates to a signal receiving apparatus and a method and a providing medium.

BACKGROUND ART

[0002] As a digital broadcast transmitting system using a ground wave, recently, attention is being paid to an OFDM (Orthogonal Frequency Division Multiplex) modulating system. As a service using the OFDM modulating system, in Europe, a radio service using the Eureka 147 DAB (Digital Audio Broadcasting) system has already been started. With respect to a television broadcasting as well, in Europe, the DVB (Digital Video Broadcasting)-T system has already been developed and standardization of the television broadcasting is recommended by the ITU-R (International Telecommunication Union-Recommendation).

[0003] In the Eureka 147 DAB system of which service has already been started, since a main service is intended for a mobile unit audio signal, the $\pi/4$ offset differential QPSK (Quadrature Phase Shift Keying) is used for each of carrier waves of the OFDM. Since the system is intended for a mobile unit, resistance to fading is a necessary condition. The system is employed since there is no information in the amplitude direction and it is unnecessary to reproduce an absolute phase.

[0004] On the other hand, in the television broadcasting, different from broadcasting service of which target is sound, it is not so much necessary to correspond to be adapted to a mobile unit. Instead, since it is necessary to transmit mainly video information of a large information amount, a high transmission speed is required. Specifically, in the audio service for the mobile unit, very reliable transmission even in hostile environments is demanded. On the contrary, in the television broadcasting service, high speed transmission is demanded. From such a background, in the DVB-T system intended for the television broadcasting service, it is proposed to use a modulating system such as QPSK, 64QAM, or 16QAM for modulation of each of carrier waves of the OFDM.

[0005] In the ground wave transmission, generally, a multipath exists and the frequency characteristics of a reception signal are distorted by the multipath. It is therefore an important subject to reduce the influence of the multipath. In the OFDM system, therefore, a signal of a copy of a part of a signal to be inherently transmitted is added as a guard interval. By adding the guard interval, with respect to a multipath shorter than the guard interval, a proper signal process is performed on the reception side, thereby enabling the influence of the multipath to be eliminated.

[0006] In the OFDM modulating system such as the

DVB-T system using modulation of a QAM system as a system of modulating each of carrier waves, when a distortion caused in the multipath occurs, the amplitude and phase of each carrier wave become different from those on the transmission side. It is therefore necessary to equalize (correct) a signal distorted by the multipath so that the amplitude and phase are unchanged. In the OFDM system, the OFDM modulation is carried out by performing the FFT (Fast Fourier Transform) on the reception side. By dispersing pilot signals in transmission signals and by monitoring the amplitude and the phase of the pilot signal on the reception side, the characteristics of a transmission path are estimated and a reception signal is equalized according to the estimated characteristics of the transmission path.

[0007] In the DVB-T system, it is proposed that the pilot signals are inserted in a pattern as shown in FIG. 9. In the same figure, the abscissa axis shows a frequency f and the ordinate axis represents a time t . As illustrated in the same figure, in the example, a carrier wave signal for pilot (shown by a black circle) is inserted per 12 carrier waves of one OFDM symbol (its frequency is shown by f_0) and the insertion position of the carrier wave signal for pilot is shifted by three carrier waves at every OFDM symbol. A blank circle shows a carrier wave signal for information. Also, a t_g denotes a guard interval.

[0008] The pilot signals arranged discretely in both the time and frequency directions shown in FIG. 9 were subjected to two-dimensional Fourier transform, the structure of sampling lattice points was examined, and the transmission band width was checked. The result is as shown in FIG. 10. From the same figure, it is understood that the transmission band width when there is no fluctuation in the time direction in the transmission path is within a time corresponding to an interval of three carrier waves. In other words, since there is the transmission band width of 1/3 of effective time of the OFDM symbol (duration of the OFDM symbol except for the guard interval), the pilot signal pattern in the DVB-T system has equalizing capability for the time within 1/3 of the OFDM effective symbol length.

[0009] FIG. 11 shows an example of the construction of a conventional signal receiving apparatus for estimating the transmission path characteristics from such a pilot signal and equalizing (correcting) a reception signal. A tuner 2 converts a signal received by an antenna 1 into an intermediate frequency (IF signal) which is outputted to multipliers 3 and 4. Carrier waves whose phases are different from each other by 90 degrees generated by a carrier wave generating circuit 7 are supplied to the multipliers 3 and 4. Each of the multipliers 3 and 4 multiplies the input intermediate frequency signal by the carrier wave, converts the signal into an OFDM signal in a base band, and outputs a resultant signal to an FFT circuit 5. The FEW circuit 5 performs an FFT process on the input signal, thereby OFDM demodulating the OFDM signal in the base

band.

[0010] An FFT window circuit 6 generates a window as a reference of start of the FFT operation of the FFT circuit 5 by using the correlation of the guard intervals of the OFDM signals from the OFDM signals in the base band outputted from the multipliers 3 and 4 and outputs the window to the FFT circuit 5. The carrier wave generating circuit 7 generates carrier waves whose phases are different from each other by 90 degrees from an output of the FFT window circuit 6 and outputs them to the multipliers 3 and 4.

[0011] Each of the carrier waves of the OFDM signal outputted from the FFT circuit 5 is supplied to a dividing circuit 10 and a pilot signal extracting circuit 8 which construct an equalizing circuit 13. The pilot signal extracting circuit 8 extracts the pilot signal from the input signal and outputs it to an interpolating filter 9. The interpolating filter 9 performs an interpolating process on the input pilot signal, thereby estimating the transmission path characteristics of each of the carrier waves of the OFDM signal, and outputs the estimation result to the dividing circuit 10. The dividing circuit 10 divides each of the carrier waves of the OFDM signal input from the FFT circuit 5 by the transmission path characteristics input from the interpolating filter 9, removes the distortion occurred in the transmission path, and outputs a resultant to a demapping circuit 11. The demapping circuit 11 restores the transmission information from a signal point of the signal input from the dividing circuit 10. When an error correcting circuit using a convolutional code or the like exists at the post stage of the demapping circuit 11, a metric to be supplied to a Viterbi decoder is generated by the demapping circuit 11.

[0012] A TPS detecting circuit 12 extracts a transfer control signal called a TPS (Transfer Parameter Signal) from an output of the FFT circuit 5. The transfer control signal includes a coding ratio of the convolutional code, a system of modulating the OFDM carrier wave, guard interval information and the like in the next super frame (one super frame consists of eight frames). The TPS detecting circuit 12 controls each of the circuits on the basis of the extracted transfer control signal. For example, the demapping circuit 11 is controlled on the basis of the modulating system of the OFDM carrier wave included in the transfer control signal so as to execute the demapping process corresponding to the modulating system such as QPSK, 16 QAM, or 64 QAM.

[0013] The operation will now be described. The tuner 2 converts a signal received by the antenna 1 into an intermediate frequency signal and outputs a resultant signal to the multipliers 3 and 4. Carrier waves whose phases are different from each other by 90 degrees generated by the carrier wave generating circuit 7 are supplied to the multipliers 3 and 4. The transfer wave is generated from the outputs of the multipliers 3 and 4 in correspondence with a phase error detected by using the correlation of the guard interval by the FFT window circuit 6. Each of the multipliers 3 and 4 multi-

plies the intermediate frequency signal of the OFDM signal input from the tuner 2 by the carrier wave supplied from the carrier wave generating circuit 7 to thereby generate the OFDM signal in the base band, and outputs the resultant signal to the FFT circuit 5. The FFT circuit 5 performs the FFT process on the input OFDM signal in the base band to thereby demodulate the OFDM signal.

[0014] The pilot signal extracting circuit 8 extracts the pilot signal from the output of the FFT circuit 5 and outputs it to the interpolating filter 9. The interpolating filter 9 performs the interpolating process on the pilot signal input from the pilot signal extracting circuit 8, thereby detecting the amplitude and the phase component of each carrier wave as transfer path characteristics of the carrier wave and outputs them to the dividing circuit 10. The dividing circuit 10 divides the demodulated signal input from the FFT circuit 5 by the amplitude and the phase supplied from the interpolating filter 9 to thereby eliminate a distorted component caused by the transfer path characteristics. For example, when the amplitude of the carrier wave input from the FFT circuit 5 is 1/2 of the original amplitude, 1/2 is supplied as amplitude information from the interpolating filter 9. When the dividing circuit 10 divides the amplitude of the signal input from the FFT circuit 5 by the amplitude information of the interpolating filter 9, a signal having the original amplitude 1 (= (1/2)1(1/2)) can be obtained. Similarly, with respect to the phase as well, by performing a complex calculation, a signal having the original phase can be obtained.

[0015] The demapping circuit 11 demaps the signal point of the signal outputted from the dividing circuit 10. To this end, the TPS detecting circuit 12 detects the transfer control signal included in the signal outputted from the FFT circuit 5, detects information regarding the modulation system of the OFDM signal from the transfer control signal, and outputs the detection result to the demapping circuit 11. The demapping circuit 11 performs the demapping process in accordance with the modulation system information from the TPS detecting circuit 12 and outputs the processing result.

[0016] By the way, in the DVB-T system, as a ratio of the length of the guard interval to the length of the effective symbol length, four kinds of ratios 1/4, 1/8, 1/16, and 1/32 are defined. The guard interval is set (fixed) to the band width of 1/4 of the maximum length so that the interpolating filter 9 can execute the equalizing process even when a signal of the guard interval having any of the four kinds of lengths is received.

[0017] As described above, since in the conventional apparatus the band width of the interpolating filter 9 is fixed to 1/4 at which the guard interval is the longest, when the OFDM signal whose guard interval is shorter than that is received, the signal component band which is originally unnecessary is processed, so that noises increase in association with the signal. There is a problem such that a more accurate transfer

path estimating process cannot be realized by the influence of noises.

[0018] The present invention has been achieved in consideration of such conditions and is to propose a signal receiving apparatus and a method and a providing medium in which an influence of noises in a transfer path can be more effectively suppressed.

DISCLOSURE OF THE INVENTION

[0019] A signal receiving apparatus of the present invention is characterized by comprising a receiving means for receiving a signal transferred in the OFDM system; a demodulating means for demodulating the OFDM signal received by the receiving means; an equalizing means for equalizing the signal demodulated by the demodulating means; a detecting means for detecting the length of the guard interval of the OFDM signal received by the receiving means; and a control means for controlling the equalizing means in accordance with the detection result of the detecting means.

[0020] A signal receiving method of the present invention is characterized by comprising a receiving step of receiving a signal transferred in the OFDM system; a demodulating step of demodulating the OFDM signal received in the receiving step; an equalizing step of equalizing the signal demodulated in the demodulating step; a detecting step of detecting the length of the guard interval of the OFDM signal received in the receiving step; and a control step of controlling an equalizing process in the equalizing step in accordance with the detection result in the detecting step.

[0021] A providing medium of the present invention is characterized by providing a program which can be read by a computer which allows a signal receiving apparatus for receiving a signal transferred in an OFDM system to execute a process comprising a receiving step of receiving a signal transferred in the OFDM system; a demodulating step of demodulating the OFDM signal received in the receiving step; an equalizing step of equalizing the signal demodulated in the demodulating step; a detecting step of detecting the length of the guard interval of the OFDM signal received in the receiving step; and a control step of controlling an equalizing process in the equalizing step in accordance with the detection result in the detecting step.

BRIEF DESCRIPTION OF DRAWINGS

[0022] FIG. 1 is a block diagram showing a construction example of a first embodiment of a signal receiving apparatus of the present invention. FIG. 2 is a block diagram showing a construction example of an FFT window circuit in FIG. 1. FIG. 3 is a flowchart for explaining the operation of the FFT window circuit of FIG. 2. FIGS. 4A and 4B are diagrams for explaining an OFDM signal input to a complex correlation calculating circuit in FIG. 2. FIGS. 5A and 5B are diagrams for

explaining the calculation result of the complex correlation calculating circuit in FIG. 2. FIG. 6 is a block diagram showing a construction example of a second embodiment of a signal receiving apparatus of the present invention. FIG. 7 is a block diagram showing a construction example of a third embodiment of a signal receiving apparatus of the present invention. FIG. 8 is a flowchart for explaining the operation of a control circuit in FIG. 7. FIG. 9 is a diagram for explaining pilot carrier waves for estimating the transfer characteristics of the DVB-T system. FIG. 10 is a diagram for explaining a lattice structure of samples obtained by performing two-dimensional Fourier transform on the pilot carrier wave. FIG. 11 is a block diagram showing a construction example of a conventional signal receiving apparatus.

BEST MODE FOR CARRYING OUT THE INVENTION

[0023] Embodiments of the present invention will be described hereinbelow with reference to the drawings. FIG. 1 is a block diagram showing a construction example of a signal receiving apparatus to which the present invention is applied. Parts corresponding to those in FIG. 11 are designated by the same reference numerals and their description is omitted as appropriate.

[0024] Specifically, the signal receiving apparatus of FIG. 1 has basically the construction similar to that of the signal receiving apparatus illustrated in FIG. 11 but the following point is different from the example of FIG. 11. The FFT window circuit 6 detects the length of the guard interval and outputs the detection signal to a control circuit 21 and the control circuit 21 controls the interpolating filter 9 in accordance with a signal from the FFT window circuit 6. The other construction is similar to that of the case in FIG. 11.

[0025] FIG. 2 shows a construction example of the FFT window circuit 6 in FIG. 1. Outputs of the multipliers 3 and 4 are delayed by effective time delay circuits 31 and 32, respectively, only by a time τ corresponding to the effective symbol length. After that, the resultant signals are supplied to a complex correlation calculating circuit 33. The OFDM signals in the base band outputted from the multipliers 3 and 4 are also input as they are to the complex correlation calculating circuit 33. When it is assumed that a signal input from the multiplier 3 is $f(t)$ and a signal input from the effective time delay circuit 31 is $f(t - \tau)$, the complex correlation calculating circuit 33 calculates the correlation i of the two signals by the following expression.

$$\int_{\Delta} f(t)f^*(t-\tau)dt \quad (1)$$

[0026] A similar process is performed to the output of the multiplier 4 and a correlation q is outputted. Where $f(t)$ and $f^*(t)$ have the relation of a complex conjugate.

[0027] Outputs i and q of the complex correlation calculating circuit 33 are supplied to an absolute value

circuit 34 and a phase detecting circuit 37. The absolute value circuit 34 derives an absolute value of the input signals i and q by multiplication of $(i^2 + q^2)^{1/2}$. An output of the absolute value circuit 34 is supplied to a peak detecting circuit 35. The peak detecting circuit 35 compares the absolute value input from the absolute value circuit 34 with a predetermined reference value. When an absolute value which is equal to or larger than the reference value is obtained, the peak detecting circuit determines that a predetermined correlation is obtained and outputs a detection signal to a decision circuit 36.

[0028] The decision circuit 36 executes a process shown in the flowchart of FIG. 3, outputs an output of a counter built in the FFT circuit 5 as a reference pulse (window) which is a reference of a timing at which the FFT circuit 5 starts the FFT operation to the FFT circuit 5, detects the guard interval length, and outputs the detection result to the control circuit 21. The decision circuit 36 executes the processes shown in the flowchart of FIG. 3 and outputs a signal to update the period of integration Δ in the correlation calculation to the complex correlation calculating circuit 33.

[0029] The phase detecting circuit 37 detects the phase difference between the signals i and q input from the complex correlation calculating circuit 33 as a $\tan^{-1}(q/i)$ and outputs the detected phase error to the carrier wave generating circuit 7.

[0030] An operation of the embodiment of FIG. 1 different from that of the conventional embodiment will be described mainly by the operation of the FFT window circuit 6 with reference to the flowchart of FIG. 3. First in step S1, a process for detecting the peak of a correlation value of a single OFDM symbol is executed. That is, to the complex correlation calculating circuit 33, the symbols $f(t)$ shown in FIG. 4A are input from the multipliers 3 and 4 and the symbols $f(t - \tau)$ shown in FIG. 4B are input via the effective time delay circuits 31 and 32. The symbol $f(t - \tau)$ is delayed from the symbol $f(t)$ only by the time τ corresponding to the effective symbol length. As illustrated in FIG. 4, the guard interval of the symbol $f(t)$ and that of the symbol $f(t - \tau)$ are input to the complex correlation calculating circuit 33 at the same timing.

[0031] The complex correlation calculating circuit 33 calculates the complex correlation of the symbols $f(t)$ and $f(t - \tau)$ in accordance with the expression (1).

[0032] The operation is executed between the signal outputted from the multiplier 3 and the signal outputted from the effective time delay circuit 31 and between the signal outputted from the multiplier 4 and the signal outputted from the effective time delay circuit 32. The former calculation result is outputted as i and the latter calculation result is outputted as q .

[0033] The absolute value circuit 34 calculates the square root of the sum of the signal i squared and the signal q squared as an absolute value and outputs the resultant value to the peak detecting circuit 35.

[0034] When the period Δ in which the complex correlation calculating circuit 33 performs the integrating

process in the Expression (1) is equal to the period Δ_0 of the guard interval GI as shown in FIG. 4, an absolute value outputted from the absolute value circuit 34 becomes a large value in the period of the guard interval GI as shown in FIG. 5A. On the contrary, when the period Δ of the integration executed by the complex correlation calculating circuit 33 is not equal to the period Δ_0 of the guard interval GI, an output of the absolute value circuit 34 does not become not so large as shown in FIG. 5B. In both of the cases, however, the value in the guard interval GI is larger than the value in a period other than the guard interval GI. The reference value of the peak detecting circuit 35 is preset so as to detect the values in both cases shown in FIGS. 5A and 5B.

[0035] When a detection signal indicating that the absolute value equal to or larger than the reference value is detected is input from the peak detecting circuit 35, in step S2, the decision circuit 36 sets the present time of the built-in timer at that time to a tp_1 .

[0036] In step S3, a process similar to that of the case in step S1 is executed with respect to the next OFDM symbol. In step S4, a process similar to that of the case in step S2 is executed and a time at which the absolute value equal to or larger than the reference value is detected is set to a tp_2 .

[0037] In step S5, the decision circuit 36 decides whether a difference ($tp_2 - tp_1$) between the time tp_2 obtained in step S4 and the time tp_1 obtained in step S2 is a value close to the sum ($\tau + \Delta$) of the effective symbol length τ and the time Δ in which the integrating process is performed by the complex correlation calculating circuit 33 or not, that is, whether the following expression is satisfied or not.

$$| (tp_2 - tp_1) - (\tau + \Delta n) | \leq S R_1 \quad (2)$$

where R_1 denotes a sufficiently small reference value. When the expression (2) is satisfied, it therefore means that the integration period Δ in the complex correlation calculating circuit 33 is almost equal to the period Δ_0 of the guard interval. On the contrary, when the expression (2) is not satisfied, the integration period Δ in the complex correlation calculating circuit 33 is not equal to the period Δ_0 of the guard interval. In this case, the process advances to step S6 where the decision circuit 36 executes a process for allowing the complex correlation calculating circuit 33 to update the integration period Δ . To be specific, as described above, since four kinds of periods of guard intervals of 1/4, 1/8, 1/16, and 1/32 are prepared as the period of the guard interval, for example, in the case where Δ is set to a value corresponding to 1/4, Δ is updated to a value corresponding to 1/8. The process is returned to step S1 and similar processes are repeatedly executed.

[0038] On the other hand, when it is determined in step S5 that the expression (2) is satisfied, the process advances to step S7 where the decision circuit 36 outputs the value corresponding to the length of the guard

interval at that time to the control circuit 21. It is input to the control circuit 21. The control circuit 21 controls the band width of the interpolating filter 9 so as to be corresponded to the length of the input guard interval. When the length of guard interval is long, the band width of the interpolating filter 9 is set to be long. When the length of guard interval is short, the band width of the interpolating filter 9 is set to be short. The band width of the interpolating filter 9 is therefore controlled so as to be the longest when the guard interval is 1/4 and to be the shortest when the guard interval is 1/32. The interpolating filter 9 consequently processes only the pilot signals within the necessary minimum range. An influence of excessive signals and noises can be accordingly prevented.

[0039] Further, in step S8, the decision circuit 36 sets $\tau + \Delta$ to the built-in counter so that predetermined clocks are counted. When the count value reaches $\tau + \Delta$, a predetermined pulse is allowed to be outputted to the FFT circuit 5. The FFT circuit 5 executes the FFT calculating process to the OFDM signals input from the multipliers 3 and 4 by using the input pulse as a reference (as a window).

[0040] On the other hand, the phase detecting circuit 37 calculates a phase error $\tan^{-1}(g/i)$ from the signals i and q and outputs it to the carrier wave generating circuit 7. The carrier wave generating circuit 7 generates a carrier wave in accordance with the input phase error.

[0041] Since the other operation is similar to that of the case of FIG. 11, its description will be omitted.

[0042] FIG. 6 shows a construction example of a second embodiment. In the construction example, the TPS detecting circuit 12 detects the guard interval information included in the transfer control signal and outputs the detected result to the control circuit 21. Specifically, besides the decoding ratio of the convolutional code and the modulating system of the OFDM carrier wave, the information regarding the guard interval is also included in the transfer control signal. The TPS detecting circuit 12 extracts the information regarding the length of the guard interval from the information regarding the guard interval and outputs it to the control circuit 21. The control circuit 21 controls the interpolating filter 9 in accordance with the input length of the guard interval. In this case as well, effects similar to those of the first embodiment can be produced.

[0043] FIG. 7 shows a construction example of a third embodiment. In the construction example, the information of the length of the guard interval detected by the FFT window circuit 6 and the information regarding the length of the guard interval detected by the TPS detecting circuit 12 are supplied to the control circuit 21. The control circuit 21 controls the interpolating filter 9 by using both of the informations regarding the guard interval.

[0044] Specifically, as shown in the flowchart of FIG. 8, first in step S11, the control circuit 21 detects an error flag of the TPS detecting circuit 12. The TPS

detecting circuit 12 detects an error of TPS input from the FFT circuit 5, and has therein an error correcting circuit for correcting an error if it exists. When the error is found to be uncorrectable as a result of the error correction, a flag indicating that the error cannot be corrected is outputted to the control circuit 21. The control circuit 21 detects the error flag from the TPS detecting circuit 12 in step S11. In step S12, the control circuit determines whether the error flag is 1 or not, that is, whether there is an uncorrectable error or not.

[0045] When it is determined in step S12 that an uncorrectable error exists, the process advances to step S13 where the control circuit 21 controls the band width of the interpolating filter 9 in accordance with the length of the guard interval input from the FFT window circuit 6 without using the information regarding the length of the guard interval supplied from the TPS detecting circuit 12. On the contrary, when it is determined in step S12 that the error flag is not 1 (but is 0) (when it is determined that no uncorrectable error exists), the process advances to step S14 where the control circuit 21 controls the band width of the interpolating filter 9 in accordance with, not the length of the guard interval supplied from the FFT window circuit 6, but the length of the guard interval supplied from the TPS detecting circuit 12.

[0046] After the process in step S13 or S14, the process returns to step S11 and the subsequent processes are repeatedly executed.

[0047] As mentioned above, in the third embodiment, for example, when an uncorrectable error occurs in the TPS at the time of turning on of the power, switching of channels or the like, the interpolating filter 9 is controlled by using the output of the FFT window circuit 6. In a stationary state, the interpolating filter 9 is controlled in accordance with the length of the guard interval outputted from the TPS detecting circuit 12. Thus, a more accurate control can be executed.

[0048] Although the signal receiving apparatus in the DVB-T system of the present invention has been described above as an example, the present invention can be also applied to signal receiving apparatuses of the other systems.

[0049] As a providing medium for providing a computer program which performs the process as described above to a user, besides a recording medium such as a magnetic disk, a CD-ROM, a solid memory or the like, a communication medium such as a network, a satellite or the like can be used.

[0050] As described above, according to the signal receiving apparatus of the present invention, the signal receiving method of the present invention, and the providing medium of the present invention, the length of the guard interval of the received OFDM signal is detected and the equalizing process is controlled in accordance with the detection result, so that the influence of noises in the transmission path can be more effectively suppressed and the equalizing process can be accurately

performed.

DESCRIPTION OF REFERENCE NUMERALS

[0051]

1	antenna
2	tuner
3	multiplier
4	multiplier
5	FFT circuit
6	FFT window circuit
7	carrier wave generating circuit
8	pilot signal extracting circuit
9	interpolating filter
10	dividing circuit
11	demapping circuit
12	TPS detecting circuit
21	control circuit

Claims

1. In a signal receiving apparatus for receiving a signal transferred in an OFDM system,

the signal receiving apparatus being characterized by comprising:
 a receiving means for receiving a signal transferred in the OFDM system;
 a demodulating means for demodulating an OFDM signal received by the receiving means;
 an equalizing means for equalizing a signal demodulated by the demodulating means;
 a detecting means for detecting a length of a guard interval of the OFDM signal received by the receiving means; and
 a control means for controlling the equalizing means in accordance with a detection result of the detecting means.

2. A signal receiving apparatus according to claim 1, characterized in that the equalizing means comprises:

an extracting means for extracting a pilot signal included in a signal transferred in the OFDM system;
 an interpolating means for interpolating the transfer characteristics of the OFDM signal from a pilot signal extracted by the extracting means; and
 a dividing means for dividing a signal demodulated by the demodulating means by the transfer characteristics interpolated by the interpolating means.

3. A signal receiving apparatus according to claim 1, characterized in that the detecting means detects

the length of the guard interval by using a correlation of the guard interval.

4. A signal receiving apparatus according to claim 1, characterized in that the detecting means detects the length of the guard interval from a transferred guard interval information included in the OFDM signal.

5. In a signal receiving method of a signal receiving apparatus for receiving a signal transferred in an OFDM system,

the signal receiving method being characterized by comprising:
 a receiving step of receiving a signal transferred in the OFDM system;
 a demodulating step of demodulating the OFDM signal received in the receiving step;
 an equalizing step of equalizing a demodulated signal demodulated in the demodulating step;
 a detecting step of detecting a length of a guard interval of the OFDM signal received in the receiving step; and
 a control step of controlling an equalizing process in the equalizing step in accordance with a detection result in the detecting step.

6. A providing medium characterized by providing a program which can be read by a computer which allows a signal receiving apparatus for receiving a signal transferred in an OFDM system to execute a process including:

a receiving step of receiving a signal transferred in the OFDM system;
 a demodulating step of demodulating the OFDM signal received in the receiving step;
 an equalizing step of equalizing a demodulated signal demodulated in the demodulating step;
 a detecting step of detecting a length of a guard interval of the OFDM signal received in the receiving step; and
 a control step of controlling an equalizing process in the equalizing step in accordance with a detection result in the detecting step.

Fig. 1




Fig. 2





Fig.3






Fig. 4A

Fig. 4B




Fig. 5A

Fig. 5B

Fig. 6




Fig. 7





Fig.8




Fig. 9

Fig. 10





INTERNATIONAL SEARCH REPORT		International application No. PCT/JP99/00734												
A. CLASSIFICATION OF SUBJECT MATTER Int.Cl ⁶ H04J11/00														
According to International Patent Classification (IPC) or to both national classification and IPC														
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) Int.Cl ⁶ H04J11/00														
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Jitsuyo Shinan Kobo 1926-1999 Kokai Jitsuyo Shinan Kobo 1971-1999														
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)														
C. DOCUMENTS CONSIDERED TO BE RELEVANT <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; padding: 2px;">Category⁷</th> <th style="text-align: left; padding: 2px;">Citation of document, with indication, where appropriate, of the relevant passages</th> <th style="text-align: left; padding: 2px;">Relevant to claim No.</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">P</td> <td style="padding: 2px;">JP, 10-327122, A (Advanced Digital Television Broadcasting Laboratory), 8 December, 1998 (08. 12. 98), Page 8, right column, lines 9 to 22 ; page 10, left column, line 26 to page 11, right column, line 32 ; Figs. 1, 3 (Family: none)</td> <td style="padding: 2px;">1-6</td> </tr> <tr> <td style="padding: 2px;">Y</td> <td style="padding: 2px;">JP, 9-312582, A (Pioneer Electronic Corp.), 2 December, 1997 (02. 12. 97), Page 3, left column, lines 22 to 39 ; page 4, right column, line 4 to page 5, left column, line 29 ; Figs. 2, 4 (Family: none)</td> <td style="padding: 2px;">1, 2, 4-6</td> </tr> <tr> <td style="padding: 2px;">Y</td> <td style="padding: 2px;">JP, 8-340315, A (Philips Electronics N.V.), 24 December, 1996 (24. 12. 96), Page 5, left column, line 10 to right column, line 4 ; Fig. 3 & EP, 734133, A1 & FR, 2732178, A1 & US, 5796814, A</td> <td style="padding: 2px;">1, 2, 4-6</td> </tr> </tbody> </table>			Category ⁷	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	P	JP, 10-327122, A (Advanced Digital Television Broadcasting Laboratory), 8 December, 1998 (08. 12. 98), Page 8, right column, lines 9 to 22 ; page 10, left column, line 26 to page 11, right column, line 32 ; Figs. 1, 3 (Family: none)	1-6	Y	JP, 9-312582, A (Pioneer Electronic Corp.), 2 December, 1997 (02. 12. 97), Page 3, left column, lines 22 to 39 ; page 4, right column, line 4 to page 5, left column, line 29 ; Figs. 2, 4 (Family: none)	1, 2, 4-6	Y	JP, 8-340315, A (Philips Electronics N.V.), 24 December, 1996 (24. 12. 96), Page 5, left column, line 10 to right column, line 4 ; Fig. 3 & EP, 734133, A1 & FR, 2732178, A1 & US, 5796814, A	1, 2, 4-6
Category ⁷	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.												
P	JP, 10-327122, A (Advanced Digital Television Broadcasting Laboratory), 8 December, 1998 (08. 12. 98), Page 8, right column, lines 9 to 22 ; page 10, left column, line 26 to page 11, right column, line 32 ; Figs. 1, 3 (Family: none)	1-6												
Y	JP, 9-312582, A (Pioneer Electronic Corp.), 2 December, 1997 (02. 12. 97), Page 3, left column, lines 22 to 39 ; page 4, right column, line 4 to page 5, left column, line 29 ; Figs. 2, 4 (Family: none)	1, 2, 4-6												
Y	JP, 8-340315, A (Philips Electronics N.V.), 24 December, 1996 (24. 12. 96), Page 5, left column, line 10 to right column, line 4 ; Fig. 3 & EP, 734133, A1 & FR, 2732178, A1 & US, 5796814, A	1, 2, 4-6												
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.														
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubt on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed														
"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "Z" document member of the same patent family														
Date of the actual completion of the international search 17 May, 1999 (17. 05. 99)		Date of mailing of the international search report 25 May, 1999 (25. 05. 99)												
Name and mailing address of the ISA/ Japanese Patent Office		Authorized officer												
Facsimile No.		Telephone No.												